,Ost?act -A pipelined, 5-Msample/s, 9-bit anafog-to-digital (A/~) converter with digital correction has been designed and fabricated in 3-pm CMOS technology. It requires 8500 mi12, consumes 180 mW, and has an input capacitance of 3 pF. A fully differential architecture is used only a two-phase nonoverlapping clock is required, and an on-chip sample-and-hold (S/H) amplifier is included.
I. INTRODUCTION
T RADITIONAL designs of high-speed CMOS analogto-digital (A/D) converters have used parallel (flash) architectures [1]- [13] . While flash architectures usually yield the highest throughput rate, they tend to require large silicon. areas because of the many comparators required. An important objective is the realization of high-speed A/D converters in much less area than that required by flash converters so that the A/D interface function can be integrated on the same chip with associated complex, high-speed, image-processing functions. Multistage conversion architectures reduce the required area by reducing the total number of comparators [14] - [19] . Using a pipelined mode of operation in these architectures allows the stages to operate concurrently and makes the maximum throughput rate almost independent of the number of stages. Also, digital correction techniques significantly reduce the sensitivity of the architecture to certain component nonidealities. Pipelined configurations have been previously applied in high-performance board-level converters, but they have not been applied to monolithic CMOS A/D converters because of the difficulty of realizing high-speed interstage sample-and-hold (S/H) gain functions in CMOS technologies. In this paper, an experimental four-stage pipelined A/D converter with digital correction that has 9-bit resolution and 5-Msample/s conversion rate in a 3-pm CMOS technology is described. The experimental converter uses high-speed differential switched-capacitor circuitry to carry out the interstage gain functions.
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ceptually, and their advantages over llasn ana two-step subranging architectures [17] are explained. In Section III, the error sources present in pipelined A/D converters are identified, and the way in which digital correction eliminates the effects of some of these errors is shown. In Section IV, the circuits in an experimental prototype are described. Finally, experimental results from the prototype converters are given in Section V.
II. CONCEPTUAL DESCRIPTION
A block diagram of a general pipelined A/D converter with k stages is shown in Fig. 1 . Each stage contains an S/H circuit, a low-resolution A/D subconverter, a lowresolution digital-to-analog (D/A) converter, and a differencing fixed-gain amplifier. In operation, each stage initially samples and holds the output from the previous stage. Each stage then does a low-resolution A/D conversion on the held input, and the code just produced is converted back into an analog signal by a D/A converter. Finally, the D/A converter output is subtracted from the held input, producing a residue that is amplified and sent to the next stage.
The primary potential advantages of the pipelined architecture are high throughput rate and low hardware cost. The high throughput rate of the pipelined architecture stems from concurrent operation of the stages. At any time, the first stage operates on the most recent sample, while the next stage operates on the residue from the previous sample, and so forth. If the A/D subconversions are done with flash converters, a pipelined architecture only needs two clock phases per conversion. Flash architectures also require two clock phases per conversion, one each for sampling and A/D conversion, and use pipelining to do the digital decoding operation. The throughput rate of flash converters is maximized because their pipelined information is entirely digital and can be transferred to l-bit accuracy in less time than it takes to generate and transfer the analog residue in a pipelined multistage architecture. The area and consequent manufacturing cost of pipelined converters is small compared to those of flash converters, however, because pipelined converters require fewer comparators than flash converters. For example, the 9-bit prototype pipelined converter described in Section IV '%T-F3"""-E3 uses 28 comparators and requires a core area of 8500 mi12 in a 3-pm CMOS technology. A 9-bit flash converter would use 512 comparators and would be more than ten times larger than the pipelined prototype in the same technology. Not only is the area small for pipelined converters, but also it is linearly related to the resolution because if the necessary accuracy can be achieved through calibration or trimming, the resolution can be increased by adding stages to the end of the pipeline without increasing the number of clock phases required per conversion. In contrast, flash and subranging architectures need exponential, rather than linear, increases in area to increase their resolution and also require trimming or calibration for greater than 8-or 9-bit linearity.
Other advantages of the pipelined architecture stem from the use of S/H amplifiers to isolate the stages. First, because an S/H amplifier can also be used on the input of the A/D converter, pipelined architectures can accurately sample high-frequency input signals. Second, the interstage gains from these amplifiers diminish the effects of nonidealities in all stages after the first stage on the linearity of the entire conversion; furthermore, this allows the converter to use a digital correction technique in which nonlinearity in the A/D subconversions has little effect on the overall linearity. This subject is presented in Section III.
The main disadvantage of pipelined A/D converters is that they require the use of operational amplifiers (op amps) to realize parasitic-insensitive S/H amplifiers. Although the S/H amplifiers improve many aspects of the converter performance, the op amps within the S/H amplifiers limit the speed of the pipelined converters. In contrast, op amps are not required in subranging architectures. Because high-speed op amps are difficult to realize, a common goal in the design of subranging A/D converters is to avoid using op amps. If op amps are not used, however, it is impossible to realize, parasitic-insensitive S/H amplifiers. The consequent high-frequency input sampling is poor, stage operation is sequential, and tolerance to error sources in stages after the first is unimproved from that of the first stage. Also, flash converters usually do not use an input S/H amplifier because ,of the difficulty in realizing an op amp in CMOS technologies that is fast enough to drive the inherently large input load. Therefore, flash converters often suffer reduced performance at high input signal frequencies. The gain errors in the interstage amplifier and second-stage S/H circuit can be combined into one equivalent error that does affect linearity. However, because the interstage gain only has to be accurate enough to preserve the linearity of the stages after the first stage, the effect of this gain error on linearity is small. For example, if both stages in Fig, 2 have 4-bit resolution, and if the only error is in the gain of the interstage amplifier, the interstage amplifier gain should be equal to 16 and must be accurate to within + 3 percent.
The offset error in the first-stage S/H circuit causes an input-referred offset but does not affect linearity. The offset errors in the interstage amplifier and second-stage S/H circuit can be combined into one equivalent offset that does not affect linearity if digital correction is used. Because addition is commutative, the equivalent offset can be pushed to the left of the first-stage subtracter. To move the equivalent offset to the input branch, where is causes an input-referred offset, an equal but opposite offset must be inserted in the first-stage A/D subconverter branch. As shown below, the effect of the offset in the first-stage A/D subconverter is eliminated by the digital correction.
Next, the effect of nonlinearity in the first-stage A/D subconversion is considered. A block diagram of one stage in a pipelined A/D converter is shown in Fig. 3(a) . A 2-bit stage is used as a representative example. Nonlinearity in the A/D subconverter is modeled as an input-referred linearity error. The effect of this nonlinearity is studied by examining plots of the residue versus the input. Two such plots are shown in Fig. 3(b) and (c).
In Fig. 3(b) , both the A/Dsubconverter andthe D/A converter are assumed to be ideal. The plot has a sawtooth shape because when the input is between the decision levels determined by the A/D subconverter, the A/D subconverter and D/A converter outputs are constant; therefore, the residue rises with the input. When the input crosses a decision level, the A/D subconverter and D/A converter outputs increase by one least significant bit (LSB) at a 2-bit level, so the residue decreases by 1 LSB. Here, the residue is always between f 1/2 LSB and consists only of the part of the input that is not quantized by the first stage. With the interstage gain equal to 4, the maximum residue is amplified into a full-scale input to the next stage; therefore, the conversion range of the next stage is equal to the maximum residue out of the first stage.
A similar curve is shown in Fig. 3 (c) for a case when the A/D subconverter has some nonlinearity, but the D/A converter is still ideal. In this example, two of the A/D subconverter decision levels are shifted, one by -1/2 LSB and the other by + 1/2 LSB. When the input crosses a shifted decision level, the residue decreases by 1 LSB. If the decision levels are shifted by less than 1/2 LSB, the residue is always between + 1 LSB. Here, the residue consists of both the unquarttized part of the input and the error caused by the A/D subconverter nonlinearity. Be-~S cause the D/A converter is assumed to be ideal, these increased residues are accurate for the codes to which they correspond; therefore, at this point, no information is lost. If the interstage gain is still 4, however, information is lost when the larger residues saturate the next stage and produce missing codes in the conversion. Therefore, if the conversion range of the second stage is increased to handle the larger residues, they can be encoded and the errors corrected. This process is called digital correction [20] , [21] and is described next. A block diagram of a two-stage pipelined A/D converter with digital correction is shown in Fig. 4 . The new elements in this diagram are the pipelined latches, the digital correction logic circuit, and the amplifier with a gain of 0.5. The amplifier with a gain of 0.5 is conceptual only and is drawn to show that the interstage gain is reduced by a factor of 2 so that nonlinearity error in an amount between f 1/2 LSB at a nl-bit level in the firststage A/D subconversion does not produce residues that saturate the second stage. If the first stage is perfectly linear, only half the conversion range of the second stage is used. Therefore, 1 bit from the second stage is saved to digitally correct the outputs from the first stage; the other n 2-1 bits from the second stage are added to the overall resolution. After the pipelined latches align the outputs in time so that they correspond to one input, the digital correction block detects overrange in the outputs of the second stage and changes the output of the first stage by 1 LSB at a nl-bit level if overrange occurs. Digital correction improves linearity by allowing the converter to postpone decisions on inputs that are near the first-stage A/D subconverter decision levels until the residues from these inputs are amplified to the point where similar nonlinearity in later-stage A/D subconverters is insignificant.
To do the digital correction, a correction logic circuit is required. Also, if flash converters are used in the stages, all stages after the first require twice as many comparators as without digital correction. The logic is simple, however, and none the comparators needs to be offset canceled.
It is shown above that with digital correction, nonlinearity in the A/D subconverters can be corrected if the D/A converter is ideal. Therefore, the D/A converter in the first stage determines the linearity of the entire A/D converter. Such D/A converters can be realized with resistor strings for Iinearities in the 8-9-bit range. For integral linearity greater than 9 bits, the design of such a D/A converter is not trivial and either requires calibration or trimming. Also, fast settling op amps are reqvired to do analog subtraction and amplification at the sampling rate of the A/D converter. The 3-pm CMOS prototype described in Section IV is able to do these functions at 5 Msample/s. The maximum speed of such processing increases in scaled technologies, and video conversion rates should be achievable in 1.5-2-pm CMOS technologies.
IV. PROTOTYPE
Several important design considerations for the prototype converter are now presented. To minimize design time, assume that all stages are identical. Fast op amps and flash subconverters are used to operate at as high a speed as possible. The mcist basic architectural decision is to choose the resolution per stage; for efficient use of the conversion range of each stage, this choice determines the corresponding value of interstage gain. To attain mmiimum throughput rate, the resolution "per stage should be small so that the interstate gain is small and the corresponding closed-loop bandwidth of the gain block is large. Conversely, large 'resolution and corresponding gain per stage are desirable to achieve high linearity because the contributions of nonidealities in all stages after the i'irst are reduced by the combined interstage gain preceding the nonidealit y. Thus the speed and linearity requirements conflict in determinifig the optimum resolution per stage. It also can be shown under certain simplifying assumptions that to minimize the amount of required hardware, the optimum resolution per stage is about 3 or 4 bits per stage, which is about midway between the high and low end. This compromise in the resolution per stage keeps both the number of op amps and the number of comparators small. Finally, because the goal of this project was to realize an A/D converter small enough that it could be incorporated within a primarily digital chip, the A/D converter must be able to operate in the presence bf large power supply noise caused by the digital circttits. To reduce the sensitivity of the converter to this @ise, all analog signal paths in the prototype are fully differential.
To meet these requirements, the prototype is divided into four stages with 3 bits produced per stage. A block diagram of one stage is shown in Fig. 5 . The A/D subconversions are done with flash converters, so each stage needs seven comparators. The S/H amplifier block replaces both the S/H circuit and interstage amplifier shown in earlier figures. Because the interstage gain is 4 instead of 8, half the range and one bit from each of the last three stages are saved to digitally correct the outputs of the previous stages. Thus, instead of obtaining 3 bits of resolution from each of these stages, only 2 bits of resolution are obtained from each. The digital correction is done off the chip. In total, 9 bits of resolution are produced, using 28 comparator and four op amps. ,, The S/H amplifier block is expanded in Fig. 6(a) . Fig.  6(b) shows that the clock is divided into two nonoverlapping phases. On clock phase 1#1,the input is sampled onto the 4C1 capacitors, and the integrating C1 and commonmode feedback C~&fcapacitors are reset. On Oz, the left sides of the sampling capacitors are connected together so the difference between the two sampled inputs is amplified by the ratio of the sampling to integrating capacitors. To the extent that the op amp in a closed-loop configuration drives its differential input to zero, the gain is insensitive to parasitic~ap~citances on either the top or bottom plates of any of these capacitors. Meanwhile, the common-mode feedback (CMFB) capacitors are connected to the outputs of the op amp to start the CMFB circuit. Switched-capacitor CMFB is useful in pipelined A/D converters because pipelined converters inherently allow a clock phase needed to reset the capacitor bias.
As a result of the use of digital correction, the offsets of all the op amps are simply referred to the input of the A/D converter, each in an amount diminished by the combined interstage amplifier gain preceding the offset. Therefore, the op amps do not have to be offset canceled and do not have to be placed in a unity-gain feedback configuration. Since the op amps do not have to be unitygain stable, their speed can be optimized for a closed loop gain of 4: The op amp, shown in Fig. 7 , uses a fully differential, class A/B configuration with dynamic bias. The class A/B structure gives both high slew rate and high gain after slewing. According to simulation, the amplifier dissipates 20 mW and settles in 50 ns to an accuracy of 0.1 percent with a 5-V differential step into a 4-pF load. The op amp is similar to one reported by Castello and Gray [22] , and its operation is now described. Transistors Ml-Mq form the input stage and generate the class A/B action. Source followers M5-Mg are used to bias the input stage so that it conducts some current even for zero differential input. For an increase in the voltage on the positive input and a corresponding decrease on the negative input, the gate-to-source voltages of both Ml and M. increase while those of Mz and M3 decrease; therefore, the current in Ml and Md increases and that in Ml and M3 decreases from their standby values. Transistors M9 and Ml~, MIO and M14, Mll and i1415, and M12 and M16 form current mirrors that reflect and amplify current from the input branches to the output branches. Cascode transistors M17-M20 increase the gain of the op amp by increasing the output resistance of the output nodes to ground. A high-swing dynamic bias circuit composed of transistors M31-M38 adjusts the gate bias on the cascode transistors so that the output branches can conduct large currents during slewing and have high swings during settling. Transistors M41-M44 together with the Cc~capacitors and associated switches in Fig. 6(a) , form the CMFB circuit. Because the gates of M41 and M42 are tied to a constant bias voltage, these transistors are constant-current sources. The gates of M43 and Ma are connected to the CMBIAS terminal shown in Fig. 6(a) . This point is alternatively switched from a bias voltage on @l to a capacitively coupled version of the output on +2. During +Z, the CMBIAS point rises and falls with changes in the common-mode output voltage. This change adjusts the current drawn through M43 and M44 so that the common-mode output voltage is held constant near O V. Note that if the two halves of the differential circuit match perfectly, 
MB1 -MB4.
Because of this change, the currents needed to supply the parasitic capacitance between the gates and sources of the current mirrors at high frequencies come from the power supplies instead of from the input branch. The drawback to this approach is that the drain-to-source voltages of transistors M9 -M12 are A/D subconverter and D/A converter functions, on the prototype, both functions are fully differential. Therefore, instead of just one D/A converter output, equal and opposite D/A converter outputs are used. Also, each comparator compares a differential input to a differential reference instead of a single-ended input to a single-ended reference.
The connection of a comparator within an A/D, D/A subsection is shown in Fig. 9 . The points labeled W? + and VR -are connected to taps on the resistor string that depend on which comparator in the bank is under consideration. For example, for the top comparator, VR + is connected to the most positive A/D subconverter tap, and VR -is connected to the most negative A/D subconverter tap. On clock @l, the comparator inputs are grounded, and the capacitors sample the differential reference. On @z,the left sides of the capacitors are connected to the differential input. Ignoring parasitic capacitance, the ,input to the comparator is then the difference between the differential input and the differential reference. The parasitic capacitances on the inputs to the comparator attenuate the input slightly, but the decision is not affected if the comparator has enough gain. As mentioned in Section III, because of digital correction, no offset cancellation on the comparator is required. Therefore, the comparator is never placed in a feedback loop and does not have to be stable in a closedloop configuration.
The comparator, shown in differential amplifier, and ML1 and ML2 form a latch. Transistors MCS1 and MCS2 form a current switch that allows the bias current from MB2 to flow through either the differential amplifier or the latch. With the latch signal low, the inputs are amplified. Because M7 and M8 are biased in the triode region, the gain of the amplifier is only about 20 dB. When the latch signal is raised, the bias current is switched from the amplifier to the latch. During the transition, the parasitic capacitances on the inputs to the latch hold the amplified input. Finally, the latch switches, and the comparison is completed.
V. EXPERIMENTAL RESULTS
As mentioned in Section IV, the digital correction is done off chip. This allows tests to be run to evaluate the need for the correction. Unless stated otherwise, all results are obtained using the full correction; that is, digital correction is applied to the first three stages. The prototype has been tested primarily in two ways [23] In Fig. 11 , differential nonlinearity (DNL) is plotted on the y axis versus code on the x axis for all 512 codes. The conversion rate is 5 Msample/s, and the input frequency is 2 MHz. Because the DNL never goes down to -1 LSB, there are no missing codes. The maximum DNL is less than 0.6 LSB.
In Fig, 12 , integral nonlinearity (INL) is plotted on the y axis versus code on the x axis. Again, the conversion rate is 5 Msample/s and the input frequency is 2 MHz. The maximum INL is 1.1 LSB. The nonideality in the curve is caused by both nonlinearity in the first-stage D/A converter and incomplete settling of the first-stage op-amp output.
Under the same conditions as in Figs. 11 and 12 but with the digital correction completely disabled, the maximum DNL and INL are about 10 LSB at a 9-bit level, owing to comparator offsets. If the correction is applied only on the first stage, the maximum DNL and INL drop to about 3 LSB. When digital correction is applied on the first two stages, the maximum DNL is about 0.9 LSB and the maximum INL is about 1.5 LSB; therefore, there are no missing codes in this case. Also, the uncorrected histogram data from the code density test show that there are no codes for which any residue is greater than the reference level for comparator Cl or less than the reference level for comparator C'7as labeled in Fig. 8 . This means that the maximum absolute value of nonlinearity in an A/D subconversion is less than or equal to 1/4 LSB at a 3-bit level, and the full digital correction range (~1/2 LSB) is not used. Therefore, comparators Cl and CT are not needed in the last three stages. SNR measurements were made by taking fast Fourier transforms on 1024 samples from the A/D converter at the downsampled rate of 20 kHz while the converter was running at 5 Msample/s. In Fig. 13 , SNR is plotted on the y axis versus input level on the x axis for five input MHz represents a beat frequency test on the converter when compared to the curve for 2 kHz because the converter is running at the difference between these two frequencies or 5 Msample/s. An ideal 9-bit curve is also shown. The peak SNR is around 50 dB instead of 56 dB, as would be expected with a 9-bit converter; this difference is accounted for by distortion generated from the INL for large input signals. When the input signal is reduced in amplitude, the distortion is reduced and the real curves approach the ideal 9-bit curve. Note that there is little difference in the curves for different input frequencies, showing that the first-stage S/H amplifier is able to accurately sample high-frequency input signals.
The results of the code density and SNR tests for variations in the input frequency are summarized in Table  I . Peak DNL, INL, and SNR are shown for three input frequencies, and the performance is almost constant. This is important because it shows that the first-stage S/H amplifier is able to accurately sample high-frequency input signals.
A photograph of the core of a prototype chip is shown in Fig. 14. The core is about 50 mil high by 150 rnil wide. The stages follow one after another and are identical except that the fourth stage does not have a D/A converter or a subtracter and the two-phase nonoverlapping clock alternates from stage to stage. A test op amp and a test comparator are at the end. The prototype was made by MOSIS in a 3-pm, double-polysilicon, p-well, CMOS process.
VI. SUMMARY
This paper reports on a prototype pipelined A/D converter with typical characteristics summarized in Table II . In summary, the prototype demonstrates that pipelined architectures and digital correction techniques are of potential interest for high-speed CMOS A/D conversion applications.
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